

IN THE CLAIMS

1. (Original) A method for changing over a serially networked system (100), in particular a serial databus system, from subnetwork operation (T), in which at least one node (22, 28) and/or at least one user (32, 38) of the system (100) is in a state of reduced current consumption and is not addressed and/or not activated by the signal level (40, 42, 44) of the data traffic on the system (100), to full network operation (G), in which all the nodes (20, 22, 24, 26, 28) and/or all the users (30, 32, 34, 36, 38) of the system (100) are addressed and/or activated by the signal level (46, 48) of the data traffic on the system (100), characterized in that the system (100) is changed over from subnetwork operation (T) to full network operation (G) through the detection of at least one defined, especially continuous and/or especially symmetrical signal level pattern (62, 64) in the data traffic on the system (100).

2. (Original) A method as claimed in claim 1, characterized in that the signal level pattern (62, 64) does not otherwise occur in the data traffic.

3. (Currently amended) A method as claimed in claim 1-~~or 2~~, characterized in that the signal level pattern (62, 64) is detected by at least one node (22, 28) in the reduced current consumption state and/or by at least one user (32, 38) in the reduced current consumption state.

4. (Original) A serially networked system (100), which is intended to be changed over from subnetwork operation (T), in which at least one node (22, 28) and/or at least one user (32, 38) of the system (100) is in a state of reduced current consumption and cannot be addressed and/or activated by the signal level (40, 42, 44) of the data traffic on the system (100), to full network operation (G), in which all the nodes (20, 22, 24, 26, 28) and/or all the users (30, 32, 34, 36, 38) of the system (100) may be addressed and/or activated by the signal level (46, 48) of the data traffic on the system (100), characterized in that the changeover from subnetwork operation (T) to full network operation (G) takes place in the event of the detection of at least one defined, especially continuous and/or especially symmetrical signal level pattern (62, 64) in the data traffic on the system (100).

5. (Original) A system as claimed in claim 4, characterized in that the signal level pattern (62, 64) does not otherwise occur in the data traffic.

6. (Currently amended) A system as claimed in claim 4 or 5, characterized in that the signal level pattern (62, 64) is detected by at least one node (22, 28) and/or user (32, 38) in the reduced current consumption state.

7. (Currently amended) A system as claimed in ~~at least one of claims 4 to 6~~ claim 4, characterized in that the system (100) comprises at least one serial databus (10), in particular at least one C[ontroller]A[rea]N[etwork] bus.

8. (Currently amended) A system as claimed in ~~at least one of claims 4 to 7~~ claim 4, characterized in that the user (30, 32, 34, 36, 38) takes the form of

- at least one system chip unit (80), in particular at least one system chip unit, and/or
- at least one microcontroller (90) unit provided for carrying out at least one application.

9. (Original) A transceiver unit (84), in particular for carrying out a method as claimed in at least one of claims 1 to 3 and/or in particular associated with at least one system (100) as claimed in at least one of claims 4 to 8, characterized in that the transceiver unit (84)

- is connected to at least one serial databus (10), in particular to at least one C[ontroller]A[rea]N[etwork] bus, and
- is in communication (982) with at least one microcontroller unit (90) which is provided to carry out at least one application.

10. (Original) A transceiver unit as claimed in claim 9, characterized by at least one control logic associated with the transceiver unit (84) and/or implemented in the transceiver unit (84).

11. (Original) A voltage regulator (86) which is connected to at least one battery unit (70), and which is in communication (886) with at least one transceiver unit (84), in particular as claimed in claim 9 or 10, which voltage regulator is intended to supply a voltage to at least one microcontroller unit (90), provided to execute at least one application, in the event of detection, by the transceiver unit (84), of at least one defined, in particular continuous and/or in particular symmetrical signal level pattern in at least one incoming message associated with at least one application and occurring on at least one serial databus (10), in particular on at least one C[ontroller]A[rea]N[etwork] bus.

12. (Original) A chip unit (80), in particular a system chip unit, for addressing and/or activating at least one microcontroller unit (90) which is provided to carry out at least one application and which is associated with at least one serial databus (10), in particular at least one C[ontroller]A[rea]N[etwork] bus; characterized by

- at least one transceiver unit (84) as claimed in claim 9 or 10, and
- at least one voltage regulator (86) as claimed in claim 11.

13. (Original) A microcontroller unit (90) provided to carry out at least one application and associated with at least one serial data bus (10), in particular at least one C[ontroller]A[rea]N[etwork] bus, which microcontroller unit is to be supplied with a voltage only if at least one defined, in particular continuous and/or in particular symmetrical signal level pattern is detected in at least one incoming message associated with at least one application and occurring on the databus (10), by at least one transceiver unit (84), in particular as claimed in claim 9 or 10.

14. (Original) A microcontroller unit (90) as claimed in claim 13, characterized in that the microcontroller unit (90) may be activated by the transceiver unit (84).

15. (Cancel)